Regviz

NXP Semiconductors /LPC11E6x /SYSCON /STARTERP1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STARTERP1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC11E6x/SYSCON/STARTERP1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)RTCINT 0 (DISABLED)WWDT_BODINT 0 (RESERVED)RESERVED0 (RESERVED)RESERVED 0 (DISABLED)GROUP0INT 0 (DISABLED)GROUP1INT 0 (RESERVED)RESERVED 0 (DISABLED)USART1_4 0 (DISABLED)USART2_3

USART2_3=DISABLED, GROUP0INT=DISABLED, USART1_4=DISABLED, GROUP1INT=DISABLED, RTCINT=DISABLED, WWDT_BODINT=DISABLED

Description

Start logic 1 interrupt wake-up enable register 1

Fields

RTCINT

RTC interrupt wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
WWDT_BODINT

Combined WWDT interrupt or Brown Out Detect (BOD) interrupt wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
RESERVED

Reserved
RESERVED

Reserved
GROUP0INT

GPIO GROUP0 interrupt wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
GROUP1INT

GPIO GROUP1 interrupt wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
RESERVED

Reserved.
USART1_4

Combined USART1 and USART4 interrupt wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled
USART2_3

Combined USART2 and USART3 interrupt wake-up

0 (DISABLED): Disabled

1 (ENABLED): Enabled

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data